

BRCM24C08SC

Rev.D Dec.-2018



DATA SHEET

EUFP57F3;VF ĩ VRS0; M Ł ȳ k ȳ ħ ; Nelw ł J k Ł F ȳ H ȳ E ħ ě Ĺ ħ ĩ f β
The BRCM24C08SC is 8Kbit I²C-compatible Serial EEPROM (Electrically Erasable Programmable Read-Only Memory) device in a SOP-8 Plastic Package. HF Product Code.

Ծ ծ զ ջ ը ծ ը

փ ղ Տ Ձ ծ յ Ի 41:Y ł Տ Ձ յ ղ 518Գ818Y յ ł փ չ ՝ Ի լ ' 4P k} ł Տ Ձ յ ղ 41:Գ518Y յ ł
փ չ ՝ Ի լ ' 733Nk} ը



HBM mode Pinning

Slq	Qd p h	W sh	Ghvfufswlr q
4	QF	0	Ù ⅄
5	QF	0	Ù ⅄
6	H5	lq s x w	κ § ⅄ ϕ ⅄
7	JQG	Jur x qg	⅄ ⅄ §
8	VGD	l2R	⅄ M Ù ⅄

/ Marking

⅄ M ⅄ ⅄ " / See Marking Instructions

v ⅄	⅄ N	⅄ ⅄	D ⅄
Parameter	Symbol	Rating	Unit
Storage Temperature	T _{stg}	-65~+150	†
Operation Temperature	T _{opr}	-40~+85	†
Maximum Operation Voltage	V _{cc}	6.25	V
Voltage on Any Pin with Respect to Ground	V _{pin}	-1.0~ ε V _{cc} +1.0 ζ	V
DC Output Current	I _{out}	5.0	mA
Electro-Static discharge HBM mode	ESD	6000	V

/ Reliability Characteristic

v ⅄	⅄ N	⅄ : ⅄ ⅄	ω η ⅄	ε ⅄ ⅄	ω ⅄ ⅄	D ⅄
Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Endurance	EDR	25 3.3V Page mode	1,000,000			Write cycles
Data retention	DRET		100			Years

V_{DD}	V_{N}	I_{N}
Parameter	Symbol	Unit




Parameter	Symbol	1.7V ≤ V _{CC} < 2.5V			2.5V ≤ V _{CC} ≤ 5.5V			Unit
		Min	Typ	Max	Min	Typ	Max	
Data In Hold Time	t _{HD.DAT}	0	-	-	0	-	-	us
Data In Setup Time	t							

/ Functional Description

/ Data Input

$$\begin{aligned} & \text{VGD } \hat{A} \hat{U} \hat{\psi} \hat{W} \hat{\Gamma} \hat{\iota} \hat{\mu} \hat{\eta} \hat{\Phi} \hat{\tau} \hat{\Gamma} \hat{\alpha} \quad \text{VGD } \hat{A} \hat{U} \hat{i} \hat{\Omega} \hat{\Omega} \hat{E} \hat{\Gamma} \hat{p} \text{ VF0 } \hat{H} \hat{\supset} \hat{W} \hat{H} \hat{\sim} \hat{\omega} \hat{+} \hat{b} \hat{g} \hat{4} \hat{A} \hat{\sim} \quad , \quad \text{VF0 } \hat{\alpha} \hat{\supset} \\ & \hat{W} \hat{\Omega} \hat{J} \hat{\Omega} \hat{\text{VGD}} \hat{\Omega} \hat{\Omega} \hat{\omega} \hat{\psi} \hat{i} \hat{N} \hat{f} \hat{+} \hat{V} \hat{D} \hat{3} \hat{N} \hat{\tilde{\alpha}} \hat{y} \hat{\text{B}} \hat{3} \hat{N} \hat{+} \hat{b} \hat{g} \hat{4} \hat{A} \hat{\sim} \quad , \chi \end{aligned}$$

The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see to Figure 1). Data changes during SCL high periods will indicate a start or stop condition as defined below.



|| j xuh 4 Gdwd Ydolg|w |

/ Start Condition

/ Functional Description

All addresses and data words are serially transmitted to and from the BRCM24C08SC in 8-bit words. The BRCM24C08SC sends a “0” to acknowledge that it has received each word. This happens during the ninth clock cycle.



Figure 6: Read Acknowledge

/ Standby Mode

The BRCM24C08SC features a low-power standby mode which is enabled: (a) after a fresh power up, (b) after receiving a STOP bit in read mode, and (c) after completing a self-time internal programming operation.

/ Soft Reset

After an interruption in protocol, power loss or system reset, any two-wire part can be reset by following these steps: (a) Create a start condition, (b) Clock nine cycles, and (c) create another start bit followed by stop bit condition, as Figure 4. The device is ready for the next communication after the above steps have been completed.




Figure 7: Soft Reset

/ Device Addressing

The BRCM24C08SC requires an 8-bit device address word following a start condition to enable the chip for a read or write operation (see table 1). The device address word consists.

/ Functional Description

/ Functional Description




Figure 5 Byte Write

/ Page Write

A page write is initiated the same as a byte write, but the master does not send a stop condition after the first data word is clocked in. Instead, after the BRCM24C08SC acknowledges receipt of the first data word, the master can transmit more data words. The BRCM24C08SC will respond with a "0" after each data word received. The microcontroller must terminate the page write sequence with a stop condition.




Figure 6 Page Write

The lower four bits of the data word address are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 16 data words are transmitted to the BRCM24C08SC, the data word address will roll-over, and previous data will be overwritten. The address roll-over during write is from the last byte of the current page to the first byte of the same page.

/ Functional Description

/ Acknowledge Polling

When the internally timed write cycle has started and the BRCM24C08SC inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the BRCM24C08SC respond with a "0", allowing the read or write sequence to continue.

Once the internally timed write cycle has started and the BRCM24C08SC inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the BRCM24C08SC respond with a "0", allowing the read or write sequence to continue.

/ Write Identification Page

The Identification Page (16 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode. It is written by the Write Identification Page instruction. This instruction uses the same protocol and format as Page Write (into memory array), except for the following differences:

The Identification Page (16 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode. It is written by the Write Identification Page instruction. This instruction uses the same protocol and format as Page Write (into memory array), except for the following differences:

(a) Device type identifier = 1011b.

(b) Address bits A5/A4 are don't care while address bit A7/A6 which must be '00'.

(c) Address bits A3/A0 define the byte address inside the Identification page. If the Identification page is locked, the data bytes transferred during the Write Identification Page instruction are not acknowledged (NoACK).

/ Lock Identification Page

The Lock Identification Page instruction (Lock ID) permanently locks the Identification page in Read-only mode. The Lock ID instruction is similar to Byte Write (into memory array) with the following specific conditions:

The Lock Identification Page instruction (Lock ID) permanently locks the Identification page in Read-only mode. The Lock ID instruction is similar to Byte Write (into memory array) with the following specific conditions:

(a) Device type identifier = 1011b.

(b) Address bit A6 must be '1' ; all other address bits are don't care.

(c) The data byte must be equal to the binary value xxxx xx1x, where x is don't care.




/ Functional Description

/ Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to "1". There are three read operations: Current Address Read; Random Address Read and Sequential Read.

-p)19028)7.1 d q a E (pt)r)spol 1 Tf 4T1.12ance put "0".52 TD13)0686(e

/ Functional Description



3 ǒ Đđ' 0 ¥ Đ"yá"óP®•



/ Functional Description

/ Read Identification Page

The Identification Page (16 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode. The Identification Page contains the following information:

The Identification Page (16 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode. The Identification Page contains the following information:

/ Functional Description

The Identification Page (16 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode. Reading the serial number is similar to the sequential read sequence but requires use of the device address seen in Table 1 on page 9, a dummy write, and the use of a specific word address. The entire 128-bit value must be read from the starting address of the serial number block to guarantee a unique number. Since the address pointer of the devicenumbsuare between the regular EEPROM array and the serial number block, a dummy write sequence, as part of a Random Read or Sequential Read protocol, should be performed to ensure the address pointer is zero. A Current Address Read of the serial number block is supported but if the previous operation was to the EEPROM array, the address pointer will retain the last location accessed, incremented by one. Reading the serial number from a location other than the first address of the block will not result in a unique serial number. Additionally, the word address contains a „10 sequence in bit A7 and A6 of the word address, regardless of the intended address as depicted in Table 2 on page 9. If a word address other than „10 is used, then the device will output undefined data.

Example: If the application desires to read the first byte of the serial number, the word address input would need to be 80h.

When the end of the 128-bit serial number is reached (16 bytes of data), continued reading of the extended memory region will result in repeated serial number data readout for the data word address will roll-over back to the beginning of the 128-bit serial number. The Serial Number Read operation is terminated when the microcontroller does not respond with a zero (ACK) and instead issues a Stop condition (see Figure 11)






Figure 11: Serial Number Read Timing Diagram

/ Time Sequence Diagram

Bus Timing




Write Cycle Timing






/ Package Dimensions



/ Marking Instructions



Б " X

BR X

57F3; X

---- X

Note:

BR:

24C08:

****:

BR X


57F3; X

---- X

Company Code.

Product Type.

Lot No. Code, code change with Lot No.


() / Temperature Profile for IR Reflow Soldering(Pb-Free)


说明

1. 预加热: 150~180℃, Time: 60~90sec;
2. 峰值温度: 245±5℃, Time: 5±0.5sec;
3. 冷却速度: 2~10℃/sec.

Note:

- 1.Preheating:150~180℃, Time:60~90sec.
- 2.Peak Temp.:245±5℃, Duration:5±0.5sec.
3. Cooling Speed: 2~10℃/sec.

Y / Resistance to Soldering Heat Test Conditions

温度: 260±5℃, Time: 10±1 sec

Temp.:260±5℃

Time:10±1 sec

卷带 / REEL

Package Type 封装形式	Units g m d h					Dimension g m d E (unit ! mm ³)		
	mm	mm	mm	mm	mm	mm	mm	mm